

Zilker Labs System Design Checklist

Application Note

May 01, 2009

AN2037.0

Introduction

Digital-DC™ power design allows for optimal configuration, parametric monitoring and increased efficiency while reducing the number of power supply components. Zilker Labs DC-DC conversion/management devices bring Digital-DC technology to a wide range of power supply design needs. System requirements and implementation considerations must be analyzed to maximize the performance of a DC-DC

conversion. The PCB design also should be scrutinized to optimize performance. With the benefits of Digital-DC technology, the configuration of the conversion device can further optimize the design. Use this document as a check list during design and bring-up. This document is useful as a guide at the beginning of a design as well as a review/verification list at the end of a design process.

System level considerations

System Requirements

otei	iii Nequ	in ements	
	Rail identification and number assignment (Rail DDC ID)		
	Desigr o	optimization goals Efficiency, PCB area, transient response, cost, or some combination? (optimizing for one component may force design tradeoffs in other areas)	
	0	/oltage Specify Vin nominal, min and max (UV and OV levels) Designs accommodating a wide input range may compromise peak performance at any specific input voltage. Current limitations on Vin (lin)	
	Output	 Voltage Specify nominal output voltage, margin range and UV/OV levels. Total output tolerance budget: DC voltage regulation accuracy (output variation based on initial setpoint, line/load regulation, and temperature). Ripple tolerance range. It is recommended to design the circuit for ≤ 1% peak ripple in order to optimize the transient response. Voltage deviation due to load (output current) transients. Inductor DCR current sensing mode is limited to Vout ≤ 4.0V. Pre-bias requirements Different Vin/Vout combinations will force different criteria for power train components. Designs accommodating a wide output voltage range may compromise peak performance a any specific output voltage. 	
	Output	t current	

- Specify maximum output current required
 - Consider average and peak over current fault settings
- Specify output current transient requirements
 - Amplitude and rate
- The accuracy of the current sensing element should be considered
 - Inductor DCR or FET RDSon

Application Note 2037

	perature range nt, junction, or PCB temp range? e any airflow?
circuitry perforn	uency Labs devices can operate over a wide range of switching frequencies. The power train y must be designed for a specific frequency range in order to maintain consistent hance results (efficiency, stability, transient response, etc) al SYNC signal available? Required for current share operation
voltage o Does it	red? his rail need to track another voltage? (The VTRK pin is used as an analog input; the applied to this pin must be ≤ 5V) heed to track at 50% or 100% of the external voltage? heed to track only during ramps, or continuously?
Sequencing required? Is re-configurable sequencing needed? Is it desired that each rail starts its ramp at a specific time following the assertion of the EN pin? All EN pins must be connected together The user must configure a soft start ramp delay and ramp time for each voltage rail. Is event-based sequencing needed? (A given rail must wait for the prior rail to be regulating prior to starting its initial ramp) Each rail must be configured with a specific DDC ID Will an external device be used to drive EN pins and monitor PG pins?	
	g um current per phase o AN2034 for configuration

Schematic Design Considerations

Use a Zilker Labs example schematic or previous design (refer to EVB data sheet			
For Vin < 4.5V, connect VDD to VR directly			
Device pin-strap: Maximum desired output voltage			
Device pin-strap: SMBus addressing			
SMBus pull-up resistors to logic rail			
SMBus access header			
 DDC bus grouping and pull-up to logic rail Common all rails to DDC bus for group coordination Provide standby logic pull-up with/before applying VDD 			
SYNC (switching clock) source and circuit grouping o Common SYNC to all devices and drive from local source			
Apply recommended decoupling to regulator pins (e.g. VR and V25)			
Apply external temperature element near current sensing element o Temperature compensation of current measurements			
Output capacitance to meet ripple requirement o Selection and placement			
Output capacitance for transient response			
Input capacitance, decoupling for ripple/transient energy			
FET and inductor selection for efficiency and thermal requirements			
H/W enable (EN pin) or PMBus enable? o Common EN pin and use SEQUENCE feature			
H/W margin (MGN pin) or PMBus margin?			
Use PG indicator pin? o Not necessary when using SEQUENCE and PMBus monitoring			
Inductor DCR or FET RDSon current sense? o DCR method more accurate and repeatable			
Sensitive traces o VSENSE polarity o ISENSE polarity o XTEMP polarity o SGND, DGND and PGND routing			
Consider series component in high-side FET gate drive			
Consider RMS and peak gate drive requirement			
Voltage tracking required (VTRK pin)?			
Apply fundamental switching power supply design considerations			

PCB Layout Design Considerations

Zilker Labs example layout or previous design (refer to EVB data sheet)
Refer to Zilker Labs layout guidelines (AN2010) o Fundamental switching power supply design considerations o Reduce exposure to SW node and gate drive ringing o Correct application of boost circuit components
Design accurate shape for Zilker Labs devices o Include epad in solder mask o Include epad in solder paste mask
Verify device pin-strap: Maximum desired output voltage
Verify device pin-strap: SMBus addressing
Verify SMBus pull-up resistors to logic rail
Verify SMBus access header
Current calibration: characterization method and procedure
Verify DDC bus grouping and pull-up to logic rail o Common all rails to DDC bus for group coordination o Provide standby logic pull-up with/before applying VDD
Verify SYNC (switching clock) source and circuit grouping o Common SYNC to all devices and drive from local source
Verify recommended decoupling to regulator pins (e.g. VR and V25)
Verify output capacitance to meet ripple requirement o Selection and placement
Verify output capacitance for transient response
Verify input capacitance, decoupling for ripple/transient energy
Verify FET and inductor selection for efficiency and thermal performance
Verify enable can be held low until configuration at production
Sensitive traces o VSENSE, routing and polarity o ISENSE, routing and polarity o XTEMP, routing and polarity
Verify FET gate drive routing
Verify Thermal design

PMBus Configuration File Considerations (PowerPlan) ☐ Follow the recommended configuration file method as described in: AN2031 - Writing Configuration Files Apply sequence and enable delay/ramp time settings Consider fault response settings (shutdown or retry) Consider VOUT_COMMAND setting Enter compensation and NLR settings Measure and enter current calibration values o IOUT_CAL_GAIN, IOUT_CAL_OFFSET, MFR_CONFIG, TEMPCO_CONFIG ☐ Enter external temperature measurement settings MFR CONFIG, TEMPCO CONFIG Add the MFR xxxx commands to provide descriptive information o Information will be in the file and in each configured device Is MFR SERIAL present, and configuration will be converted to ZLHLD format? Ensure that MFR_SERIAL is the fifth command line in the configuration file (see AN2036 for more details) Consider the enable method, hardware or PMBus? o Broadcast Enable required? (PMBus enable only) ☐ Using Command Protection via PRIVATE PASSWORD in Default Store? Refer to recommended file structure in AN2031 Is desired Private Password EXACTLY 9 characters in length? Does UNPROTECT string protect commands STORE DEFAULT ALL and RESTORE FACTORY, in addition to commands desired to be protected? ☐ Using Command Protection via PRIVATE PASSWORD in User Store? Refer to recommended file structure in AN2031 Is desired Private Password EXACTLY 9 characters in length? Does UNPROTECT string protect commands STORE DEFAULT ALL, RESTORE FACTORY, STORE USER ALL, and RESTORE DEFAULT ALL, in addition to commands desired to be protected? Using Command Protection via PUBLIC PASSWORD in User Store?

Comment well for future reference

Refer to recommended file structure in AN2031

Is desired Public Password EXACTLY 4 characters in length?

Design Bring-up Considerations

Enables pulled low on power up
Devices configured before enabled
Optimize compensation for stability/transient performance
Verify SW and BST pins remain within operating specifications

References

[1] AN2013 - ZL2005 and $PMBus^{TM}$, Zilker Labs, Inc., 2006.

Revision History

Date	Rev. #	
August 2008	1.0	Initial Release
Aug 2008	1.1	Added PASSWORD and serial number considerations under config file section.
May 2009	1.2	Assigned file number AN2037 to app note as this will be the first release with an Intersil file number. Replaced header and footer with Intersil header and footer. Updated disclaimer information to read "Intersil and it's subsidiaries including Zilker Labs, Inc." No changes to datasheet content.



Zilker Labs, Inc.
4301 Westbank Drive
Building A-100
Austin, TX 78746

Tel: 512-382-8300

Fax: 512-382-8329

© 2008, Zilker Labs, Inc. All rights reserved. Zilker Labs, Digital-DC, and the Zilker Labs Logo are trademarks of Zilker Labs, Inc. All other products or brand names mentioned herein are trademarks of their respective holders.

Specifications are subject to change without notice. Please see www.zilkerlabs.com for updated information. This product is not intended for use in connection with any high-risk activity, including without limitation, air travel, life critical medical operations, nuclear facilities or equipment, or the like.

The reference designs contained in this document are for reference and example purposes only. THE REFERENCE DESIGNS ARE PROVIDED "AS IS" AND "WITH ALL FAULTS" AND INTERSIL AND IT'S SUBSIDIARIES INCLUDING ZILKER LABS, INC. DISCLAIMS ALL WARRANTIES, WHETHER EXPRESS OR IMPLIED. ZILKER LABS SHALL NOT BE LIABLE FOR ANY DAMAGES, WHETHER DIRECT, INDIRECT, CONSEQUENTIAL (INCLUDING LOSS OF PROFITS), OR OTHERWISE, RESULTING FROM THE REFERENCE DESIGNS OR ANY USE THEREOF. Any use of such reference designs is at your own risk and you agree to indemnify Intersil and it's subsidiaries including Zilker Labs, Inc. for any damages resulting from such use.